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Abstract

This project is a contest entry in the Wide In-band Receiver area of the 2020 International
Microwave Symposium, 5G Low Noise Amplifier Competition [1]. The project includes RF
transistor selection, single, two-stage, and cascode models, and RF parameter optimization to
maximize the IMS Competition figure of merit along with a supplemental figure of merit [2]. 5G
technologies (used in cellphones, IoT, etc.), first introduced in 2018, are on the rise in current
society. Fifth generation hardware requires extended capabilities in comparison to 4G (5-20MHz
bandwidth EU: 0.6-2.6GHz), including the newly allocated sub 6GHz frequency bands (EU:
3.4-3.8GHz) and wider bandwidth (5-100MHz) [3]. Ergo, 5G requires improved RF hardware to
accommodate the wider bandwidth requirement.
The RF amplifier is a fundamental RF and wireless hardware component. RF system Low Noise
Amplifiers (LNA’s) receive and amplify weak signals (GSM standard: minimum -102dBm [4])
to a detectable power level with minimized noise contribution. The transistor defines the design
limitations for gain, noise figure, and linearity, so its selection is integral in the design process.
The Infineon HBT (heterojunction bipolar transistor) BFP740 was selected for its high transition
frequency (44GHz) and low noise figure specification (0.65dB at 3.5GHz) [5]. The design
process optimizes return loss, dynamic range, power gain, noise figure, and stability. This senior
project develops three LNA topologies for European 5G systems (3.4 - 3.8GHZ): Single-Stage,
Two-Stage Cascade, and Cascode. Simulation models developed in Keysight’s PathWave
Advanced Design System (ADS) evaluate and compare the designs.
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Background

2.1

Competition Requirements and Specifications

Competition Needs Assessment
The competition requires low noise figure (NF < 2.5dB), high output power
(small-signal gain > 13dB, P1dB > 0dBm), and high linearity (OIP3 > 15dBm) within the
3.4-3.8 GHz frequency band. These requirements were determined from the International
Microwave Symposium Competition description and evaluation criteria [1].
Requirements and Specifications
Table 1 on the subsequent page outlines competition requirements translated to engineering
specifications. Additional specifications were created to emphasize linearity and reflection
coefficients. This includes input and output voltage standing wave ratio (VSWR) ≤ 2 (reflection
coefficient, Γ ≈ -10dB, 3.4-3.8 GHz). VSWR specifications define RF amplifier operating
regions [6]. OIP3, a factor in both FOMs [1, 2], is self-quantified in Table 1 on the subsequent
page.
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2.2

Design Specifications
Table 1: 3.4 - 3.8 GHz LNA Requirements and Specifications

Competition

Engineering

Requirements
Specifications
(1)
Meet all operating specifications over
3.4-3.8GHz frequency span

Justification
5G wireless, latest communications technology;
European 5G licenses; 3.4-3.8GHz band [7]

(2)

Noise figure < 2.5dB.1

Minimize LNA noise contribution. 2.5dB noise
figure degrades signal-to-noise ratio by 1.78
factor.

(3)

Minimum 13 dB small-signal gain.1

Required amplifier gain is 13dB

(3)

P1dB,out > 0 dBm.1

The output 1dB compression point specifies the
maximum linearly amplified power.

(4)

3.5mm SMA at input and output ports.
Biasing power supply: two shielded
banana plugs.
DC power (+5V DC) from single
supply.

3.5mm SMA jacks provide 50Ω impedance;
shielded banana plugs provide EMI shielding

VSWRIN and VSWROUT ≤ 2.1

VSWR = 2 corresponds to 11% reflected power.

OIP3 greater than 15dBm1

Third order output intercept point (OIP3):
Fundamental frequency power = third-order spur
power. Quantifies linearity.

(5)

(2) (3) (6)
(7)

Single power supply increases efficiency,
minimizes external equipment.

Competition Requirements
(1) 5G Frequency Band
(2) Low Noise Figure
(3) High Output Power
(4) Industry Standard Inputs/Outputs
(5) Operating off a Single Power Source
(6) High Power Efficiency
(7) Linear Power Amplification

1.

Must meet requirement within frequency range of 3.4-3.8GHz
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2.3

Functional Decomposition

Figure 1: Low-Noise Amplifier Block Diagram
DC Biasing Network
a. Function: Transistor bias, prevents RF signals from coupling to the DC biasing network.
b. Verification: Verify RF transistor base, emitter, and collector DC voltages and collector
current (Single stage: 25mA, Cascade: 10mA/transistor, Cascode: 20mA/transistor)
Input/Output Matching Network
a. Function: To match the 50Ω characteristic impedance to a target 𝛤S and 𝛤L for optimum
performance via trade-off analysis (stability vs. gain vs. noise figure vs. VSWR).
b. Verification: Verify input reflection coefficient from ADS simulations.
Discrete RF Transistor
a. Function: To provide 13dB minimum linear amplification and meet all specifications in
Table 1 over the 3.4-3.8GHz band.
b. Verification: Record S-Parameters, VSWR, Noise Figure, OIP3, and P1dB in ADS and
compare to requirements.
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Low Noise Amplifier Figure of Merits (FOM)

Two FOMs are used to assess performance for the three design topologies. Tests are completed at
low, middle, and high frequencies of 3.4GHz, 3.6GHz, and 3.8GHz, respectively. Two-tone tests
are spaced ±10MHz about the previously stated frequencies using -20dBm/tone input signals.
Competition noise figure measurements are performed using a signal analyzer and a noise diode
source [1]. FOMs shown in Section 3.1 and 3.2 are averaged using Equation 1.

𝐹𝑂𝑀𝑎𝑣𝑔 =

3.1

𝐹𝑂𝑀ℎ𝑖𝑔ℎ+𝐹𝑂𝑀𝑚𝑖𝑑+𝐹𝑂𝑀𝑙𝑜𝑤

(1)
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Competition Defined Figure of Merit

Equation 2 below shows the FOM defined by the 2020 IEEE Microwave Symposium, 5G Low
Noise Amplifier competition [1].

𝐹𝑂𝑀𝑐𝑜𝑚𝑝 =

3.2

𝑂𝐼𝑃3𝑛

(2)

𝑃𝐷𝐶*𝑁𝐹𝑑𝐵,𝑛

Supplementary Figure of Merit

The Supplementary FOM [2] (Equation 3) evaluates additional parameters to Equation 2 by
including gain and frequency.

𝐹𝑂𝑀𝑠𝑢𝑝𝑝 = 10log10(100

𝑆21,𝑛[𝑑𝐵]×𝑂𝐼𝑃3,𝑛[𝑚𝑊]×𝑓[𝐺𝐻𝑧]
2

2

(𝐹𝑛[𝑚𝑎𝑔]−1)×𝑃𝐷𝐶,𝑛 [𝑚𝑊 ]

)

(3)

Where n = low, mid, and high for Equations 2 and 3.
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Transistor Selection

Heterojunction Bipolar Transistors (HBTs)2 are similar to Bipolar Junction Transistors (BJTs) in
having an emitter, collector, and a base while being either NPN or PNP devices. HBTs have
improved high frequency performance over BJTs due to the use of a wide bandgap emitter and a
low bandgap base. High frequency performance and increased electron mobility is realized
through different combinations of semiconductor materials such as silicon-germanium,
gallium-arsenide, etc. rather than the commonly used stand-alone silicon or germanium [8].
Other transistor technologies include metal–semiconductor field-effect transistors (MESFETs)
and high-electron-mobility transistors (HEMTs).
● HEMT transistors have the best low-noise performance [8], however discrete components
were limited with the 5V single-power supply requirement [1, 9].
● MESFETs generally have poor high frequency performance compared to the selected
HBT transistor [10].
For Low Noise Amplifier design, the transistor of choice is integral in the overall performance
and defines the absolute limitations of the design. The three LNA designs are centered around
Infineon’s BFP740 HBT which is a Silicon-Germanium:Carbon, NPN transistor. It’s
characteristics are defined in Table 2 below:
Table 2: BFP740 Specifications, 3.5GHz, VCE = 3V [5]
Parameter

Value

fT [GHz]

44

Gmax [dB]

22

Ic max [mA]

45

NFmin [dB]

0.65

OIP3 [dBm]

25.5

OP1dB [dBm]

9

This transistor is selected as it surpasses the requirements defined in Table 1 and provides
extensive documentation for design purposes.

2. See Appendix D for Additional HBT Information
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Topology Selections

Commonly used topologies include common-source/emitter (CE/CS), common-gate/base
(CG/CB), and cascode designs as well as cascades of the varying topologies. Considerations for
this project include a single-stage common-emitter, cascode, and a two-stage common-emitter
topology. These topologies are selected due to their inclusion in an abundance of manufactured
LNAs [6]. Table 3 qualitatively describes the performance of each topology relative to one
another [11].
Table 3: Characteristic Performance, 3 LNA Topologies
Characteristic

CS/CE

CG/CB

Cascode

CS/CE Cascade

NF

low

lowest

moderate

low

Gain

moderate

low

moderate

high

Linearity

moderate

high

highest

low

Bandwidth

narrow

broad

broadest

narrow

Stability

low

high

high

low

The single-stage design has a smaller footprint, higher linearity, and lower noise figure as
described by Friis’ formula (Equation 4) for noise figure in a cascade. The two-stage design
allows for improved gain and the potential for more optimization decisions through Equations 4
and 5. Decreasing the collector current in each stage decreases each transistor’s shot noise and
gain, but the use of two stages allows for a higher achievable gain. The two-stage design requires
a larger footprint than the single-stage, and is limited in both linearity and noise figure as shown
by Equations 4 and 5. The cascode design improves upon the single-stage by having higher input
impedance and input-output isolation, which reduces The Miller Effect and allows for a wider
bandwidth performance [11]. A higher output impedance is a disadvantage to the cascode design
due to the common-base transistor.

𝐹2−𝑠𝑡𝑎𝑔𝑒 = 𝐹1 +
1
𝑂𝐼𝑃32−𝑠𝑡𝑎𝑔𝑒

=

1
𝑂𝐼𝑃31×𝐺2

𝐹2−1

(6)

𝐺1

+

1
𝑂𝐼𝑃32

(7)
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Single-Stage Design

6.1

Initial Design Methodology

Figure 1: Single Stage Low-Noise Amplifier Design
The initial design uses DC biasing conditions of VCE = 3.0V and Ic = 20.0mA, which the BFP740
datasheet [5] showed to meet the specifications in Table 1. Infineon also provides S2P files at
various biasing conditions along with a transistor model in ADS for ease of design. Output
stability and noise figure circles are first plotted on the Γ𝑠plane. Using Equations 6-13
[12, pp. 214, 257, 260-262] and a MATLAB script, the available gain (GA), noise figure (NF),
Γ𝑜𝑢𝑡, Γ𝐿, Γ𝑖𝑛, Γ𝑎, Γ𝑏, VSWRout, and VSWRin were calculated from the selected Γ𝑆 value within the
output stability region in the Γ𝑆 plane.
2

𝐺𝐴 =

2

|𝑆21| (1−|Γ𝑆| )
| 𝑆22−∆Γ𝑆
⎛1−|| 1−𝑆
Γ
11 𝑆
|
⎝

(6)

2

|
| |1−𝑆 Γ |2⎞
|
11 𝑆
|
⎠

Γ𝑜𝑢𝑡 = 𝑆22 +

𝑆12𝑆21Γ𝑆
1−𝑆11Γ𝑆

(8)

*

Γ𝐿 = Γ𝑜𝑢𝑡
Γ𝑖𝑛 = 𝑆11 +

(7)

𝑆12𝑆21Γ𝐿

(9)

1−𝑆11Γ𝐿
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(10)

| Γ𝑖𝑛−Γ𝑆* |
|Γ𝑎| = | 1−Γ Γ |
𝑖𝑛 𝑆 |
|

(11)

| Γ𝑜𝑢𝑡−Γ𝐿* |
|Γ𝑏| = | 1−Γ Γ |
𝑜𝑢𝑡 𝐿 |
|
1−|Γ𝑎|

𝑉𝑆𝑊𝑅𝑜𝑢𝑡 =
𝑁𝐹 = 𝑁𝐹𝑚𝑖𝑛 +

(12)

1+|Γ𝑎|

𝑉𝑆𝑊𝑅𝑖𝑛 =

(13)

1+|Γ𝑏|
1−|Γ𝑏|

|

(14)

|2

4𝑟𝑛 Γ𝑆−Γ𝑜𝑝𝑡

| |2 |

|2

(1− Γ𝑆 ) 1+Γ𝑜𝑝𝑡

While Γ𝑠is rotated about the 1dB, 1.5dB, and 2dB noise figure circles, all of the previously listed
parameters are calculated to determine the resulting VSWRin. Using this method,
VSWRin = 5.2 is the best match which results in 46% reflected power. To improve VSWR in and
VSWRout circles are drawn in the Γ𝐿 plane along with the input stability circle. This allows the
designer to vary the initially perfect output match (VSWRout=1) and to improve VSWRin results.
Through an iterative process, the best input/output VSWR tradeoff is determined to be with
Γ𝐿 = 0. 267∠ − 165. 15 and Γ𝑠 = 0. 268∠175. 5. This results in VSWRin = 2.377,
VSWRout = 2.195, GA = 20dB, and NF = 1dB. System requirements are for VSWRin,
VSWRout < 2, so the results are yet to be acceptable and optimization in ADS is required.
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The initial design uses balanced, radial stubs and linear microstrip traces to achieve the specified
source/load reflection coefficients. The design is shown in Figure 2 below:

Figure 2: Initial Single-Stage Design

6.2

Optimization

After extensive optimization of the initial design using ADS’s tools, the amplifier was not able to
meet the engineering specifications of Table 1, specifically the VSWR requirements. In a second
design iteration, double-stub tuners are implemented at both input and output ends. Using ADS’s
optimization tools, an iterative process of varying the DC bias of the transistor and optimizing
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the design to reach noise figure, VSWR, and forward transmission goals is implemented.
Optimization led to the final single-stage amplifier design of Figures 4 and 5. The simulation
results are displayed in Figures 6-8.

Figure 4: Final Single-Stage Design

Figure 5: Final Single-Stage Design Variable Block (units: mils)
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Figure 6: Single-Stage ADS Simulation: DC Bias, Gain, Noise Figure, and VSWR

Figure 7: Single-Stage ADS Simulation: Output P 1dB, 3.6GHz
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Figure 8: Single-Stage ADS Simulation: OIP3, 3.6GHz
The same simulations were completed for 3.4GHz and 3.8 GHz center frequencies to assess the
FOMs.

6.3

Comparison of Design 3.4, 3.6, 3.8GHz

The single-stage CE design meets all of the engineering specifications in Table 1 across the
frequency. FOM13 (Equation 2) emphasizes OIP3 and NF results which are consistent across the
3 test frequencies (3.4GHz, 3.6GHz, and 3.8GHz). FOM24 (Equation 3) considers gain and
frequency as well as OIP3. Although FOM1 and FOM2 evaluations are comparable at the three
test frequencies, gain and power capabilities (OP1dB) do decrease with an increase in frequency.

3. FOM1 refers to the competition defined FOM (Equation 2).
4. FOM2 refers to the supplemental FOM (Equation 3).
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6.4

Expected vs. Simulated Results

The design matched expectations with its inconsistent results across the bandwidth of interest
(3.4-3.8GHz). The gain ripple is 1.2dB (21.7dB to 20.5dB), VSWRin and VSWRout fluctuate
from 2.00 to 1.88 which leads to reflected powers of 11.11% and 9.34%, respectively, and noise
figure fluctuates by 0.08dB (1.41dB to 1.33dB) across the bandwidth.
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Two-Stage Design

7.1

Initial Design Methodology

Collector current per transistor is decreased from 20mA to 10mA in this design to have similar
power consumption as the single-stage amplifier. Decreasing the collector current reduces the
collector shot noise of each transistor and decreases NFmin as shown in Figure 10. Having two
stages allows for higher gain, however OIP3 is limited by Equation 5 and Figure 11 shows a
decrease of OIP3 with a decrease in IC.

Figure 9: BFP740 Gain vs. Ic, VCE = 3V [5]
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Figure 10: BFP740 NFmin vs. Ic, VCE = 3V [5]

Figure 11: BFP740 OIP3 vs. Ic, VCE = 3V [5]
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Table 5: BFP740 Specifications, Ic = 10mA, VCE = 3V [5]
Parameter

Value

Gmax [dB] @ 3.5GHz

21

NFmin [dB] @ 3.5GHz

0.70

OIP3 [dBm] @ 5.5GHz

23.5

The cascade LNA is designed such that Γ𝑆1 = Γ𝑆2 and Γ𝐿1 = Γ𝐿2using the DC biasing conditions
listed above. The design uses an inter-stage matching network to match Γ𝐿1to Γ𝑆2 as depicted in
Figure 12 below.

Figure 12: Two-Stage LNA Block Diagram
The source reflection coefficient, Γ𝑠, that yields maximum power transfer is computed using the
simultaneous bilateral conjugate matching technique, resulting in Γ𝑀𝑆 = 1. 00 ∠ 140. 52
[12, pp. 240-243]. Infineon provides the optimum source reflection coefficient,
𝑜

Γ𝑂𝑃𝑇 = 0. 18 ∠ 59. 0 , for minimum noise figure [5]. Γ𝑂𝑃𝑇 and Γ𝑀𝑆 are plotted in the Γ𝑠 plane
along with available power gain circles calculated through Equation 6 in Figure 13.
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Figure 13: LNA Performance Parameters, Γ𝑆Plane
Γ𝑆 at the intersection of the 0.73 dB noise figure circle and 19dB power gain circle is selected to
attain the lowest possible noise figure with the highest achievable power gain.
The design utilizes a double-stub tuner to achieve a broadband match while being more compact
in spacing than a single-stub tuner. See Appendix B which provides a MATLAB function that
develops double-stub tuner designs given desired stub types (open/short), and source/load
reflection coefficients.
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The initial design is shown in Figure 14 below.

Figure 14: Initial Two-Stage Design
The initial design did not meet the engineering specifications set in Table 1 and requires
optimization.

7.2

Optimization

Goal blocks were set to meet the design requirements defined in Table 1 for forward gain, noise
figure, VSWRin, and VSWRout. Different optimization methods such as the Gradient,
Quasi-Newton, and Hybrid optimizers were utilized. Figures 15 and 16 highlight the final
two-stage amplifier design, and Figures 17-19 display the simulation results.

Figure 15: Final Two-Stage Design
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Figure 16: Final Two-Stage Design Variable Block (units: mils, ohms)

Figure 17: Two ADS Simulation: Gain, Noise Figure, VSWR, and Stability
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Figure 18: Two-Stage ADS Simulation: Output P 1dB, 3.6 GHz

Figure 19: Two-Stage ADS Simulation: OIP 3, 3.6 GHz
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7.3

Comparison of Design 3.4, 3.6, 3.8GHz

The design did not meet the OIP3 specification at any frequency, however, noise figure
(0.78dB vs. 2.5dB), VSWRin (average: 1.56 vs. 2.00), gain (average: 36.37dB vs. 13dB), and
OP1dB (average: 6.39dBm vs. 0dBm) surpassed requirements set in Table 1. Comparing FOM13
and FOM24 at the given frequencies in Table 5, the center frequency greatly outperformed the
3.4GHz and 3.8GHz results. This exemplifies the bandwidth limitations for a two-stage CE
amplifier topology which may be more suitable for narrowband applications.

7.4

Expected vs. Simulated Results

OIP3 performance was expected to be worse than the single-stage design. This may be due to
poor optimization of the individual stages according to the cascaded OIP3 formula (Equation 5).
Lower collector current, IC, leads to less collector shot noise, a large contributor of noise for
HBT designs. Therefore, less noise is expected due to each transistor having an IC ≈10mA.
Furthermore, Friis formula for noise in a cascade shows that noise in subsequent stages is
subdued by the previous stages gain. Hence, noise contribution is minimized in the second-stage
of the cascade LNA. The gain was almost double that of the single-stage which is to be expected
with two, CE, cascaded amplifiers.

3. FOM1 refers to the competition defined FOM (Equation 2).
4. FOM2 refers to the supplemental FOM (Equation 3).
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Cascode Design

8.1

Initial Design Methodology

To achieve comparable power consumption as the single-stage design, DC biasing conditions of
VCE = 3V and IC = 20mA were selected per transistor in the cascode design. Given the
S-parameters provided by Infineon [5], stability circles in the Γ𝑆 and Γ𝐿 planes are drawn as
depicted in Figures 20. Evaluating Γ𝑖𝑛 and Γ𝑜𝑢𝑡, at the origin of the Γ𝐿 and Γ𝑆 planes,
respectively, show unconditional input/output stability within the bounds of the smith chart.

Figure 20: Input/Output Stability Circles, Γ𝐿 and Γ𝑆 Planes
Γ𝑜𝑝𝑡 which achieves minimum noise figure, and Γ𝑀𝑆which achieves maximum transducer power
gain, are plotted in the Γ𝑆 plane, and a line connecting the two is drawn. Reflection coefficients
are selected along the dotted line, and using Equations 6-14, VSWRin, VSWRout, noise figure,
and available gain is calculated. A method of testing multiple Γ𝑆 points along the dotted line, and
selecting Γ𝐿 for a perfect, output match (VSWRout=1) was used to find initial design reflection
coefficients. Initial selections are highlighted in Table 7 below. These specific Γ values are
chosen to minimize input/output VSWR along with noise figure.

23

Table 7: Initial Cascode Design Reflection Coefficients, VSWR, and NF
𝚪S
0. 44∠ − 152. 65

𝚪L
𝑜

0. 24
∠42. 04

VSWRin

VSWRout

NF (dB)

1.99

1.00

1.21

𝑜

The MATLAB script in Appendix B is used to generate double-stub tuner lengths given the
reflection coefficients of Table 7, and ADS is used to develop the initial design shown in
Figure 21.

Figure 21: Initial Cascode Design
The initial design results did not meet the VSWR, noise figure, or gain specifications and
optimization is required.

8.2

Optimization

Optimization for the cascode LNA was similar to the prior two designs by utilizing ADS’s
optimization feature.
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The final design is shown in Figures 22 and 23. and was achieved after several optimization
revisions.

Figure 22: Final Cascode Design

Figure 23: Final Cascode Design Variable Block (units: mils, ohms)
25

Figures 24-26 below highlight the cascode design’s ADS simulation results.

Figure 24: Cascode ADS Simulation: Gain, Noise Figure, VSWR,

Figure 25: Cascode ADS Simulation: Output P 1dB, 3.6 GHz
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Figure 26: Cascode ADS Simulation: OIP 3, 3.6 GHz

8.3

Comparison of Design 3.4, 3.6, 3.8GHz

The cascode design consistently performed over the entire bandwidth in each performance
parameter. The gain peaked at 20.63dB at the design's center frequency of 3.4GHz. The amplifier
exhibits an average of 20.27dB of gain over the bandwidth of interest. The 1dB output
compression measured over 10dBm for the bandwidth of interest, and the OIP3 measured the
second highest out of all three designs (< 23dBm: 3.4-3.8GHz). The noise figure performed
consistently over the full bandwidth with only 0.05dB of variation from 3.4 to 3.8GHz.

3. FOM1 refers to the competition defined FOM (Equation 2).
4. FOM2 refers to the supplemental FOM (Equation 3).
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Additionally, both the input and output voltage standing wave ratios stayed below 2 from 3.4 to
3.8GHz. The cascode design has the highest average FOM13 of 2.04 and highest average FOM24
of 27.37, proving its exemplary performance.

8.4

Expected vs. Simulated Results

The cascode LNA was expected to improve upon the single-stage common-emitter LNA by
having similar gain, improved linearity, improved noise figure, and wider bandwidth
performance (reference Section 5). The average for FOM13 is 2.05 with a standard deviation of
0.03 while the average for FOM24 is 27.37 with a standard deviation of 0.18. Both of these
results highlight the LNA’s consistent performance within the 400MHz bandwidth requirement
(3.4-3.8GHz).

3. FOM1 refers to the competition defined FOM (Equation 2).
4. FOM2 refers to the supplemental FOM (Equation 3).
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Topology Comparison

Table 10: Final FOM Simulated Results
Single Stage

Two-Stage

Cascode

FOM13

1.58

0.07

2.04

FOM24

25.46

11.81

27.37

Table 9 presents the results of all three designs at the frequency points of interest (3.4, 3.6, and
3.8GHz) for all parameters listed in Table 1 as well as the figure of merits presented in Section 3.
Table 10 reports the final FOM scores for each design using Equation 1 in Section 3.
The cascode exhibits similar gain and linearity results to that of the single-stage, though
outperforming it in noise figure, power consumption, and in both FOMs. FOM1 focuses on the
OIP3, noise figure, and power consumption of the designs. OIP3 is comparable between the
single-stage and the cascode, so the improved FOM1 result for the Cascode is due to the lower
power consumption and noise figure. The two-stage design was unsuccessful in meeting the OIP3
requirements which led to poor FOM1 results, relative to its competition.
FOM2 incorporates gain and frequency along with the parameters specified in FOM1. Though
the cascode and single stage design have similar gains, the cascode outperforms the single-stage
in both FOMs due to its superior noise figure and power consumption. The two-stage design
outperforms the other two designs in gain, however its bandwidth and linearity limitations make
the design comparatively poor according to the FOMs.

3. FOM1 refers to the competition defined FOM (Equation 2).
4. FOM2 refers to the supplemental FOM (Equation 3).
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Conclusion

The single-stage LNA and the cascode LNA were successful in meeting the engineering
specifications set in Table 1, while the two-stage LNA was unsuccessful. The two-stage
outperforms the cascode and the single-stage in noise figure and gain results, however it failed to
meet the linearity requirement. The two-stage design would be advantageous if used in a
narrow-bandwidth application, as the wide 400MHz bandwidth requirement proved difficult to
design for. The cascode design met expectations and performed the best out of all three designs
for a wide bandwidth application according to FOM1 and FOM2. The single-stage LNA proved
difficult to design for the 400MHz bandwidth and required extensive optimization and DC bias
point adjustments to meet the specifications for VSWR.
The two-stage design exhibits the most potential by providing high gain and low noise results.
Future methodologies for designing a cascaded LNA may include optimizing two individual
stages using Friis’ formula for noise, and the cascade formula for third-order intercept to
improve linearity results. Additionally, future research in exploring other topologies
(common-base/gate) and transistor technologies (HEMT) is recommended. This survey provides
RF amplifier designers with a resource to aid in choosing a specific LNA topology based on
given performance and application needs.
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A.

Smith Chart Application Note
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B.

Double-Stub Matching Network Design MATLAB Function

function [L1,L2] = dstMatchingDesign(Gmag,Gphi,d,stub,Zo)
% function [L1,L2] = dstMatchingDesign(G_mag,G_phi,d,stub,Zo)
% This function finds the two lengths L1 and L2 of either open or
% short circuit stubs for a double stub tuner matching network design.
% Input Parameters:
% Gmag = Magnitude of the Reflection Coefficient to match
% Gphi = Phase Angle in degrees of the Reflection Coefficient to match
% d = set intermediate series stub between shunt stubs
% stub = either 'open' or 'short' circuit shunt stubs
% Zo = Characteristic Impedance of System
% Output Parameters:
% L1 = length of the first shunt stub nearest the Load Match terminal
% L2 = length of the second shunt stub nearest the pre-matched Zo/Yo
%
terminal
% NOTE:
% d, L1, L2 are in terms of electric length & are the coefficient values
% that get scaled by lambda (wavelength)
% By: Pavin S. Virdee
clc; close all;
Yo = 1/Zo; %Characteristic Admittance
Gamma = Gmag*exp(1i*Gphi*pi/180); %complex form of the reflection coef.
yL = (1-Gamma)/(1+Gamma);
%Normalized Load admittance
YL = yL*Yo;
%Load admittance
GL = real(YL);
%Load conductance
BL = imag(YL);
%Load susceptance
t = tan(2*pi*d); %tangent term of the intermediate series stub
%should be tan(beta*d), but the lambda's will cancel
%and just leave 2pi*d
%susceptance of the first shunt stub nearest the Load
B1 = -BL + ((Yo + sqrt((1+t^2)*GL*Yo-GL^2*t^2))/(t));
%susceptance of the second shunt stub nearest the pre-matched Zo terminal
B2 = (Yo*sqrt(Yo*GL*(1+t^2)-GL^2*t^2)+GL*Yo)/(GL*t);
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open = 'open'; %pre-defining open value for conditional check below
if stub == open
L1 = 1/(2*pi)*atan(B1/Yo); %length L1 in terms of electric length
L2 = 1/(2*pi)*atan(B2/Yo); %length L2 in terms of electric length
%if not open then must be short
else
L1 = -1/(2*pi)*atan(Yo/B1); %length L1 in terms of electric length
L2 = -1/(2*pi)*atan(Yo/B2); %length L2 in terms of electric length
end
%print shunt stub lengths to command window
disp(['L1 = ',num2str(L1),' *lambda']);
disp(['L2 = ',num2str(L2),' *lambda']);
end
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C.

General Bipolar Junction Transistor Theory

A Bipolar Junction Transistor (BJT) is a type of transistor with three semiconductor regions, the
collector, base, and emitter. BJT’s use both electrons and holes as charge carriers opposed to
MOSFET’s that only use either electrons or holes. Each collector and emitter region of a BJT
will have the same doping while the base will be different – either n-doped or p-doped. N-doping
and p-doping refers to either excess electrons or excess holes within the region's semiconductor
material. The n-type regions are composed of far more electrons than holes in the conduction
band that can be easily excited and become donors. The p-type regions have a much higher
concentration of holes than electrons where the impurity atom is deficient of an electron.
The two types of BJTs are either NPN or PNP, referring to the type of doping of the
collector-base- emitter. NPN BJTs allow current to flow from the collector to the emitter with
very little leakage current entering from the base. PNP BJTs contrarily allow current to flow
from the emitter to the collector with a little amount of base current. These relations are
expressed through Equations C1 and C2.
IE = IC + IB

(C1)

IC = IE + IB

(C2)

A BJT circuit symbol will have an arrow at the emitter pin dictating whether the device is a NPN
or a PNP. NPNs will have an arrow pointing towards the emitter as seen in Figure C1, where
PNP’s will have an arrow pointing towards the base as pictured in Figure C2.

Figure 1: NPN BJT circuit symbol [13]

Figure 2: PNP BJT circuit symbol [13]

NPN BJTs are generally more common due to the fact that n-type substrates can transfer
electrons significantly faster than p-type substrates can transport positive electron holes, resulting
in faster switching applications.
Once a BJT has turned on, it acts as a current-controlled device. For a NPN to turn on, the
base-emitter voltage drop must be greater than or equal to the turn-on voltage and for a PNP to
turn on, the emitter-base voltage drop must satisfy this value. This turn-on voltage will vary
based on the semiconductor material used, but generally is approximately 0.7V as seen in silicon
based devices. Once on, the current flowing into the base terminal of a BJT will increase or
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decrease the amount of current that can flow from the collector to the emitter terminals for an
NPN, or from the emitter to the collector terminals for a PNP. Independent of the
collector-emitter voltage, as the base current increases, the collector-emitter current also
increases as seen in Figure C3.

Figure C3: BJT Output Characteristic Curves [13]
With the advancement of technology and desire to work at higher frequencies, transistors also
need to be optimized to attain the highest performance possible while maintaining small package
size, low power consumption, and cheap costs.
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D.

Additional Silicon-Germanium HBT Theory

The Heterojunction Bipolar Transistor (HBT) is a type of BJT that uses differing semiconductor
materials for the base and emitter regions, resulting in a heterojunction. A HBT is advantageous
over a normal BJT due to the fact that it utilizes a wide bandgap emitter on a low bandgap base,
which provides a necessary band offset. This limits the injection of holes from the base into the
emitter region since the valence band potential barrier is higher than the conduction band.
Additionally, this allows the base region to be heavily doped which decreases the base resistance
while still maintaining transistor gain.
The Silicon-Germanium Heterojunction Bipolar Transistor (SiGe BJT) is produced by placing a
SiGe base between a Si collector and a Si emitter as observed in the structural diagram provided
in Figure D4.

Figure D4: SiGe HBT Structural Diagram [14]
The band diagram shown in Figure D5a displays the graded doping of the base relative to the
emitter region of the HBT. Figure D5b compares the band diagram of a SiGe HBT to a Si BJT.
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(a) SiGe HBT band diagram [15]

(b) Comparison of band diagrams of a SiGe
HBT (solid line) and a Si BJT (dashed line)
[14]

Figure D5: Band Diagrams
The Si BJT is represented as a dashed line where the SiGe HBT is represented as a solid line in
Figure D5b. Observe from this figure that the conduction band barrier height of the base region
is much higher in the Si BJT compared to the SiGe HBT. This decreased barrier height in the
SiGe HBT allows for a larger collector-emitter current at a given base-emitter voltage relative to
the Si BJT. Additionally, note that the valence band base region barriers are very similar in both
the Si BJT and SiGe HBT. This means that the hole flow from the base to the emitter (or the
base-emitter current) will be approximately the same in both devices. If a Si BJT and SiGe HBT
were to be biased at approximately the same base current level, the SiGe HBT would allow for a
higher collector-emitter current to flow, yielding an increased device performance (such as gain).
The fabrication and processing of SiGe HBTs requires special care due to the high-doped, thin
base layers. Epitaxy methods such as differential or strained epitaxy as well as molecular beam
epitaxy possess the capabilities to process these devices through crystal growth or crystalline
thin-film material deposition. One common processing technique that will be evaluated is
differential epitaxy. Figure D6 summarizes a simplified process sequence for fabricating SiGe
HBTs utilizing differential epitaxy [14]. Figure 6a highlights the starting point for the sequence
where the p-substrate serves as the foundation below two n-substrates. A single-crystal material
and polycrystalline material are then grown and a diagonal interface between the two is created
as shown in Figure D6b. The next stage highlights the deposition of a thin oxide layer,
depositing a polysilicon layer, and etching. This stage is shown in Figure D6c and results in
extrinsic base formation. Finally, an extrinsic base implant is performed to heavily dope the base
region and complete the SiGe HBT, as pictured in
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Figure D6d. Furthermore, SiGe Heterojunction Bipolar Transistors highlights a detailed synopsis
of this process in section 10.2 [14].

Figure D6: Simplified process sequence for SiGe HBT fabricated using differential epitaxy [14]

The intricate processing and extensive structure of the SiGe HBT results in an improved performance compared to its BJT counterpart. One of the most attractive characteristics of the SiGe
HBT is it’s increased frequency response. Gain and bandwidth of electronic devices are inversely
proportional. As the gain of a device increases, the operational bandwidth decreases. The
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gain-bandwidth-product (GBW) parameter expresses the maximum operational bandwidth that a
device can achieve at unity gain (a gain of one). This parameter is one of the most common ways
to express the gain-bandwidth performance capabilities of a device and is also one of the most
important high-frequency parameters for a BJT. The higher the GBW, the higher performance a
device generally is. The GBW of a transistor is more commonly known as the cut-off frequency,
fT , of the transistor. Figure D7 below highlights the historical trends of the cut-off frequency of
Si BJT’s compared to the very first SiGe HBT back in the 1990’s. From this Figure, advantages
of the SiGe HBTs are apparent in terms of gain-bandwidth performance relative to their BJT
counterparts.

Figure D7: Historical trends of peak cut-off frequency values for various Si BJTs compared
with the first SiGe HBT in the 1990’s [15]
SiGe HBTs are commonly used for their low noise capability [15]. Low noise performance is
pivotal for high-frequency electronics due to the abundant amount of electromagnetic
interference (EMI) present along with the need for high sensitivity products. The more sensitive
a product is, the more susceptible it is to experiencing noise that will degrade system
performance. At a high level, transistor noise increases as the biasing (base) current and
forward (collector-emitter) current increase, but as previously stated, gain increases as the
biasing/forward current increases – so arises another performance trade-off. As gain increases,
noise will also increase, but ideally both parameters would like to be optimized. Since SiGe
HBTs can allow for an increased forward current at the same biasing level as a normal BJT (as
previously stated and visualized through the band-diagram analysis in Figure D5b), HBT’s can
achieve an equivalent or even higher forward current with a decreased biasing current
compared to BJTs. This will decrease the contribution of transistor noise from biasing, while
still allowing for increased gain performance.
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E.

ABET Analysis of Senior Project Design

Survey and Design of Microwave Low-Noise Amplifiers
Pavin Virdee
Omri Yaari
Advisor: Dr. Dean Arakaki
1. Summary of Functional Requirements
This project surveys three topologies for a Wide band, Low Noise Receiver Amplifier application that
can be used at the 5G frequencies of 3.4 to 3.8 GHz. It will act as the front end of the Receiver where it
amplifies the desired signal to a level where it can be more readily processed. Furthermore, it will focus
on maintaining low noise at the output as to not have the noise create issues in the consequent amplifier
stages.

2. Primary Constraints
The challenges that become apparent with this project are regarding tradeoff analysis. For the amplifier to
be optimized to a desirable performance, tradeoffs will have to be made between noise figure, power
efficiency, gain, linearity, and stability. The sensitivity of the circuitry at such high frequencies might also
lead to serious deviations from the simulated performance and the module's physical performance. We are
also limited to the manufacturing capabilities provided to us by Cal Poly. Cal Poly’s milling machine can
etch down to 30 mils whereas industry leading standards can etch down to 10 mils.
Another serious constraint presented is with the pandemic that results in a lack of accessibility to
in-person testing. Without designated time to test the constructed circuit, it will be impossible to
create and test the module.

3. Economic
Due to the virtual nature of the project, no costs were accrued. The software used; Keysight’s PathWave
Advanced Design System Software was free utilizing Keysight’s University License.

4. If Manufactured on a Commercial Basis
With over 1.5 billion cellular devices sold in 2019 alone [16], incorporating this concept on-chip in
receiver modules could prove to be profitable. Once the initial design is complete and integrated
on-chip, labor hours for full-time engineers will greatly decrease. However, the need for manufacturing
sites as well as Operational Managers and Manufacturing Employees will be of interest. Fixed costs
would include the costs of operation (employee salaries, manufacturing facility equipment, rent) while
the variable costs would include the price per unit made (estimated to be approximately $330) which
would likely decrease as manufacturing becomes more cost effective with higher production rate. It is not
planned to pursue manufacturing this project on a commercial basis.

5. Environmental
This product will need to make use of many different resources. GaAs pHEMT and SiGe HBT transistors
are often used for high frequency applications. Furthermore, gold is used in wire bonds while copper will
be used for the microstrip transmission lines. Microfiber glass composites will also be used for the
substrate [17]. If manufactured for a commercial basis, more and more of these materials will be needed
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to produce enough units. This would contribute to the stripping of resources from the Earth. The project
has no beneficial impact on the environment.

6. Manufacturability
Issues with manufacturability will arise with the sensitivity of the circuitry. This was mentioned in
Section 2 of Appendix E. The microstrip transmission lines will be designed to have very specific
impedances. Lack of consistency in the manufacturing of these lines can lead to large variation in
performance. Furthermore, electrostatic discharge has the potential to damage the amplifier so safe
manufacturing practices will have to be inherited.

7. Sustainability
The product requires a plethora of material such as copper for the traces, solder wire, SiGe, gold wire
bonds, and ceramic packaging materials. The construction of a single module would not have much of an
effect on sustainability. However, if manufactured on the scale mentioned in Section 4, the high
production of all these materials would contribute to the removal of resources from the Earth at a rate
faster than the Earth can replenish itself.
An upgrade that could be pursued with this project would be to integrate it into a full receiver system
(includes antenna, power amplifier, mixer, etc.). The scope of the project would be much larger if this
were pursued and would take away from creating a truly optimized Low-Noise Amplifier.

8. Ethical
IEEE Code of Ethics that specifically relate to this are “5: to seek, accept, and offer honest criticism of
technical work, to acknowledge and correct errors, to be honest and realistic in stating claims or estimates
based on available data, and to credit properly the contributions of others” and “2: to improve the
understanding by individuals and society of the capabilities and societal implications of conventional and
emerging technologies, including intelligent systems” [18].
Code 5 is especially important as the operation and implementation of this module is narrow and specific.
It will have specific gains, noise figures, power efficiency, and linearity across a specific frequency range.
If these measured quantities were to be dishonest, the module would be improperly implemented and
relationships with the customers would likely be terminated.
Code 2 surrounds sharing the wealth of knowledge learned throughout the design of the project.
Collaboration and the sharing of knowledge leads to innovation which, in turn, can lead to the betterment
of society.
The theory of Duty Ethics also applies to this project. It is important to do what is right and to be honest
with all parties involved in both day-to-day relations and within the context of this project. In a similar
sense to IEEE Code of Ethics #5, teammates are obliged to do what is morally right and be honest of the
specific capabilities of this module and what consequences will arise when not implemented correctly.

9. Health and Safety
Safety concerns surrounding this project include the potential for electrical shock. Although unlikely,
with the use of electronic devices there is always the concern of shocking oneself. The intent of this
project is to enable the transmission of high data rates while maintaining a low noise figure. Maintaining
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a low noise figure will lead to minimizing bit errors in data which could benefit later health applications
that might require very high data rates with low chance for data error.

10. Social and Political
Some indirect issues that arise with this technology are those that surround 5G communications. False
advertisements are a prevalent issue today and as information is often misconstrued. 5G has taken on a
conspiracy theory of its own. There are many theories surrounding the radiation that 5G can cause to
people. Radiation of devices is regulated by the FCC and limits the output power of transmitting devices
to protect the users from radiation.
This project impacts the telecommunications industry, specifically on the receiving end of
communication systems. It could allow for various mobile device developing companies to benefit from
this product.

11. Development
Advanced Design System (ADS), owned by Keysight Technologies, is a tool that will be heavily
implemented in design and optimization of this project. Through Cal Poly’s EE 405: High Frequency
Amplifier Design, an understanding for matching networks, S-parameters, VSWR, and Smith Charts has
been gained. Moving forward, an understanding for tradeoff analysis between gain, VSWR, and stability
will have to be obtained.
Reference References on Page 30 for project Literature Resources.
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